Distributed by:



www.Jameco.com + 1-800-831-4242

The content and copyrights of the attached material are the property of its owner.



2¹² Series Encoders

Features

- Operating voltage:
 2.4V~5V for the HT12A/B/C
 2.4V~12V for the HT12E
- Low power, high noise immunity CMOS technology
- Low stand-by current
- Minimum transmission word: Four words for the HT12E One word for the HT12A/B/C

- Built-in oscillator, needs only 5% resistor
- HT12A/B/C with 38KHz carrier for Infra-Red transmission media
- Data code polarity:
 HT12A/C/E: Positive polarity
 HT12B: Negative polarity
- Minimal external components

Applications

- Burglar alarm system
- Smoke and fire alarm system
- Garage door controller
- Car door controller

- Car alarm system
- Security system
- Cordless telephone
- Other remote control system

General Description

The 2¹² series of encoders are CMOS LSIs for Remote Control System applications. They are capable of encoding 12 bits of information consisting of N address bits and 12-N data bits. Each adddress/data input can be set to one of two logic states. The programmed address/data information will be transmitted together with

header bits via an RF or Infra-Red transmission medium upon receipt of a trigger signal. The capability to select a TE trigger on the HT12E or a DATA trigger on the HT12A/B/C further enhance application flexibility. The HT12A/B/C provides a 38KHz carrier for Infra-Red systems.

Selection Table

Function Item	Address No.	Address/ Data No.	Data No.	Oscillator	Trigger	Package	Carrier Output	Negative Polarity
HT12A	8	0	4	455K Hz resonator	D8~D11	18 DIP/ 20 SOP	38K Hz	No
HT12B	8	0	4	455K Hz resonator	D8~D11	18 DIP/ 20 SOP	38K Hz	Yes
HT12C	0	0	10	455K Hz	D2~D11	16 DIP/ 16 SOP	0012 17	
	2	U		resonator	D2-D11	18 DIP	38K Hz	No
HT12E	8	4	0	RC oscillator	TE	18 DIP/ 20 SOP	No	No


Note: Address/Data represents pins that can be address or data according the decoder requirement.




Block Diagram

TE trigger

HT12E



DATA trigger HT12A/B/C



Note: Address Data pins are available in various combinations, refer to address/data table.



Pin Description

Pin Name	I/O	Internal Connection	Description
A0~A7	I	CMOS IN Pull-High (HT12A/B/C)	Input pin for address A0~A7 setting. Can be externally set
A0-A1		NMOS TRANSMISSION GATE (HT12E)	to VDD or VSS.
AD8~AD11	I	NMOS TRANSMISSION GATE	Input pin for address/data AD8~AD11 setting. Can be externally set to VDD or VSS (HT12E only).
D2~D11	I	CMOS IN Pull-High	Input pin for data D2~D11 setting and transmission enable. Active low. Can be externally set to VSS or open. See note.
DOUT	0	CMOS OUT	Encoder data serial transmission output.
L/MB	I	CMOS IN Pull-High	Latch/Momentary transmission format select pin. Latch: floating or VDD Momentary: VSS
TE	I	CMOS IN Pull-High	Transmission enable, active low. See note.
OSC1	I	OSCILLATOR 1	Oscillator input pin.
OSC2	0	OSCILLATOR 1	Oscillator output pin.
X1	I	OSCILLATOR 2	455KHz resonator oscillator input.
X2	0	OSCILLATOR 2	455KHz resonator oscillator output.
VSS	I	_	Negative power supply (GND).
VDD	I	-	Positive power supply.

Note: D2~D11 are data input and transmission enable pins for the HT12A/B/C.

 \overline{TE} is the transmission enable pin for the HT12E.

Approximate internal connection circuits

NMOS TRANSMISSION GATE	CMOS IN Pull-High	CMOS OUT	OSCILLATOR 1	OSCILLATOR 2
			osc1 osc2	× × ×



Absolute Maximum Ratings

Supply Voltage (HT12A/B/C).....-0.3V to 5.5V Supply Voltage (HT12E)....-0.3V to 13V Input VoltageVSS-0.3 to VDD+0.3V

Storage Temperature-50°C to 125°C Operating Temperature-20°C to 75°C

Electrical Characteristics

HT12A/B/C

 $(Ta=25^{\circ}C)$

		T	Total Company			(Ta=2		
Symbol	Parameter		Test Condition	Min.	T	3.5]	
		V _{DD} Condition		WITH.	Тур.	Max.	Unit	
V_{DD}	Operating Voltage	_	_	2.4	3	5	V	
I _{STB}	Stand-by Current	3 V	Oscillator	_	0.1	1	μА	
101B	Stand-by Current	5V	Oscillator stop	_	0.1	1	μA	
I _{DD} Operating Currer	Operating Current	3V	No Load.	_	200	400	μА	
100	operating our rent	5V	Fosc=455KHz	_	400	800	μА	
IDOUT	Output Drive Current	5V	V _{OH} =0.9V _{DD} (Source)	-1	-1.6	_	mA	
-DOU1		34	Vol=0.1VDD (Sink)	2	3.2	_	mA	
V_{IH}	"H" Input Voltage		_	$0.8V_{DD}$		VDD	v	
V _{IL}	"L" Input Voltage	_	_	0	-	$0.2V_{DD}$	v	
R _{DATA}	D2~D11 Pull High Resistance	5 V	V _{DATA} =0V	_	150	300	ΚΩ	

HT12E

 $(Ta=25^{\circ}C)$

	_		Test Condition				1=23°C)	
Symbol	Parameter	V _{DD}			Тур.	Max.	. Unit	
VDD	Operating Voltage	_	_	2.4	5	12	V	
Istb	Stand-by Current		Ossillata	_	0.1	1	иА	
1918	Stand-by Current	12V	Oscillator stop		2	4	μА	
I_{DD}	Operating Current	3V No Load.		_	40	80	μА	
100	operating ourrent	12 V	Fosc=3KHz		150	300	μА	
IDOUT	OUT Output Drive Current	5 V	V _{OH} =0.9V _{DD} (Source)	-1	-1.6		mA	
-D001	o diplo billo odileno		Vol=0.1VDD (Sink)	1	1.6	_	mA	
V _{IH}	"H" Input Voltage	_	_	0.8V _{DD}	_	VDD	V	
VIL	"L" Input Voltage		_	0	_	$0.2V_{DD}$	v	
Fosc	Oscillator Frequency	5V	Rosc=1.1MΩ	_	3	_	KHz	
RTE	TE Pull High Resistance	5 V	V _{TE} =0V	_	1.5	3	MΩ	



Functional Description

Operation

Upon receipt of a transmission enable ($\overline{\text{TE}}$ for the HT12E or D2~D11 for the HT12A/B/C, active low, the encoder begins a 4 word transmission cycle. This cycle is repeated as long as the transmission enable ($\overline{\text{TE}}$ or D2~D11) is held low. After the transmission enable returns high the encoder output completes it's final cycle and then stops as in Fig.1 for the HT12E and Fig.2,3 for the HT12A/B/C.




Fig.3 Transmission timing for the HT12A/B/C (L/MB=VSS)

Information word

The L/MB is the Latch/Momentary selection pin. With L/MB=1 the device is in the latch mode (for use with latch data decoders). When the transmission enable is removed during a transmission, the DOUT pin outputs a complete word and then stops. With L/MB=0 the device is in the momentary mode (for use with latch data decoders). When the transmission enable is removed during a transmission, the DOUT now outputs a complete word and adds 7 words all of which have "1" data codes.

An information word is composed of 3 periods as in Fig.4.



Fig.4 Composition of Information



Address/data waveform

Each programmable address/data pin can be externally set to one of the two following logic states as in Fig.5 (for the HT12E) and Fig.6,7 (for the HT12A/B/C):




Fig.5 Address/Data bit waveform for HT12E




Fig.6 Address/Data bit waveform for the HT12A/C

The HT12B data code polarity is inverted:




Fig.7 Address/Data bit waveform for the HT12B

The address/data bits of the HT12A/B/C are transmitted with a 38KHz carrier for Infra-Red remote controller flexibilty.




Address/data programming (preset)

The status of each address/data pin can be individually preset to a logic "high" or "low". . transmission enable signal is applied, the encoder scans and transmits the status of the 12 bits address/data serially in the order A0 to AD11 for the HT12E encoder and A0 to D11 for th

During information transmission these bits will be transmitted with a preceding synchronization bit. When the trigger signal is not applied, the chip enters a stand-by mode and consumes a reduced current which is less than $1\mu A$ for a 5V supply voltage.

Usual applications preset the address pins with individual security codes by means of DIP switches or PCB wiring, while the data is selected by push button or electronic switches.

The following figure shows an application using the HT12E:



The transmitted information is shown as follows:

Dit		ппогт	ation is	shown	as follo	ws:						
Pilot &	A0	A1	A2	A3	A4	A5	A6	A7	AD8	AD9	AD10	AD11
Sync.	1	0	1	0	0	0	1	1	,	.123	WDIO	AD11
Addm	.									1	1	0

Address/Data sequence

The following table provides the address/data sequence table for the various models of the 2^{12} series encoders. The correct device should be selected according to individual address and data require-

	Address/Data Bits													
0	1	2	3	4			T		T		,			
A0	A1	A2	Δ2	1	 	+	 '	8	9	10	11			
40	 	 	Ao	A4	A5	A6	A7	D8	D9	D10	D11			
AU	Al	A2	A3	A4	A5	A6	Δ7	De	DO	 	 			
A0	A1	D2	D3	D4	DE	 	 	Do	D9	D10	D11			
40	A 1			D4	D5	D6	D7	D8	D9	D10	D11			
AU	Al	A2	A3	A4	A5	A6	A7	ADO	ADO		AD1			
	A0 A0	A0 A1 A0 A1 A0 A1	A0 A1 A2 A0 A1 A2 A0 A1 D2	A0 A1 A2 A3 A0 A1 A2 A3 A0 A1 D2 D3	0 1 2 3 4 A0 A1 A2 A3 A4 A0 A1 A2 A3 A4 A0 A1 D2 D3 D4	0 1 2 3 4 5 A0 A1 A2 A3 A4 A5 A0 A1 A2 A3 A4 A5 A0 A1 D2 D3 D4 D5 A0 A1 A2 A3 A2 A3	0 1 2 3 4 5 6 A0 A1 A2 A3 A4 A5 A6 A0 A1 A2 A3 A4 A5 A6 A0 A1 D2 D3 D4 D5 D6 A0 A1 A2 A3 A3 A4 A5 D6	A0 A1 A2 A3 A4 5 6 7 A0 A1 A2 A3 A4 A5 A6 A7 A0 A1 A2 A3 A4 A5 A6 A7 A0 A1 D2 D3 D4 D5 D6 D7 A0 A1 A2 A3 A4 A4 A4	0 1 2 3 4 5 6 7 8 A0 A1 A2 A3 A4 A5 A6 A7 D8 A0 A1 A2 A3 A4 A5 A6 A7 D8 A0 A1 D2 D3 D4 D5 D6 D7 D8 A0 A1 A2 A3 A4 A5 A6 A7 D8	0 1 2 3 4 5 6 7 8 9 A0 A1 A2 A3 A4 A5 A6 A7 D8 D9 A0 A1 A2 A3 A4 A5 A6 A7 D8 D9 A0 A1 D2 D3 D4 D5 D6 D7 D8 D9 A0 A1 A2 A3 A4 A5 A6 A7 D8 D9	0 1 2 3 4 5 6 7 8 9 10 A0 A1 A2 A3 A4 A5 A6 A7 D8 D9 D10 A0 A1 A2 A3 A4 A5 A6 A7 D8 D9 D10 A0 A1 D2 D3 D4 D5 D6 D7 D8 D9 D10 A0 A1 A2 A3 A4 A5 A6 A5 A6 A7 A7 D8 D9 D10			




Transmission enable


For the HT12E encoder, transmission is enabled by applying a low signal to the $\overline{\text{TE}}$ pin. For the HT12A/B/C encoders transmission is enabled by applying a low signal to any one of the data pins D2~D11.

Flowchart

HT12A/B/C



HT12E




Note: D2~D11 are transmission enables for the HT12A/B/C.

 $\overline{\text{TE}}$ is the transmission enable for the HT12E.




Oscillator frequency chart for the HT12E



Recommended oscillator frequency is F_{OSCD} (Decoder) $\cong 50 \; F_{OSCE}$ (HT12E) $\cong \frac{1}{3} \; F_{OSCE} \; (HT12A/B/C)$



Package Information



- A0 1 18 VDD A1 2 17 DOUT A2 3 16 DOSC1 A3 4 15 DOSC2
 - A4 | 5 | 14 | TE A5 | 6 | 13 | AD11 A6 | 7 | 12 | AD10 A7 | 8 | 11 | AD9 VSS | 9 | 10 | AD8 HT12E - 18 DIP
- NC 1 20 | NC A0 2 19 VDD A1 ☐ 3 18 DOUT A2 🗆 4 17 OSC1 A3 ☐ 5 16 DOSC2 A4 ☐ 6 15 | TE A5 🗖 7 14 🗆 AD11 A6 🗆 8 13 AD10 A7 🗆 9 12 AD9 VSS [10 11 AD8 HT12E - 20 SOP